Feedback Form
   
Add to Google
MIPS Introduces Code Compression Chips
Tuesday, November 03, 2009 - Ehud Rattner
Home >> Headlines >> Computer Technology
  Peralink
We often hear lots about the latest desktop and notebook processors, but rarely do we go into detail about the chips that power the smaller devices in our cars, set top boxes, routers, etc. Yesterday MIPS Technologies introduced a new core family comprised of the MIPS32 M14K and M14Kc cores, which are the first MIPS32-compatible cores that also execute the new microMIPS instruction set architecture (ISA), enabling performance of 1.5 DMIPS/MHz with an advanced level of code compression.    (source: mips.com)


Related News “Nobel Prize for Computing” Winners Announced “Nobel Prize for Computing” Winners Announced Intel’s High Speed Optical Trinity Intel’s High Speed Optical Trinity

Related Pictures SanDisk Vaulter Disk SanDisk Vaulter Disk Microsoft's RoundTable Microsoft's RoundTable

Other Articles The Future of Electronic Paper The Future of Electronic Paper Cybook Gen3 e-Book Review Cybook Gen3 e-Book Review

No comments have been posted for this item.

Add a New Comment
Your name:   0/20
Subject:  0/30
Your Comment:  0/999
Type the following letters: Visual CAPTCHA
Please keep your comments related to the above item's topic. TFOT reserves the right to delete any unrelated comment without notice.

Picture Of The Day
Floating Jelly Hat
Floating Jelly Hat

Video
Paralysed Rats Sprint
Paralysed Rats Sprint

Site Of The Week
Galaxy Zoo
Galaxy Zoo

Personal Column
Detroit’s Dream of Aircraft Production
Dr. Daniel Uziel
Detroit’s Dream of Aircraft Production
Terms Of Use | Privacy Policy | Contact Us | Advertise With Us | Site Profile
Copyright © 2007 The Future of Things. All rights reserved.